Design of resolution/power controllable Asynchronous Sigma-Delta Modulator

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Comparator Design for Delta Sigma Modulator

In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a...

متن کامل

Design of a Decimation Filter for Novel Sigma-delta Modulator

The steps involved in the design of decimation filter for high-resolution sigma-delta (ΣΔ) A/D converter are described. The design of a decimation filter is proposed that employs three stage – one Cascaded Integrator Comb filter (CIC) followed by two finite impulse response (FIR) filters. This approach eliminates the need for multiplication, requires a maximum clock frequency equal to the sampl...

متن کامل

Design and VLSI Implementation of an Adaptive Delta-Sigma Modulator

The quality and stability of noise shaping is a concern in the design of higher-order delta-sigma modulators for high-resolution, high-speed oversampled analog-to-digital conversion. We reformulate noise-shaping modulation alternatively as a nonlinear optimal control problem, where the objective is to find the binary modulation sequence that minimizes signal swing in a cascade of integrators op...

متن کامل

Design of a Decimator Filter for Novel Sigma-Delta Modulator

In this paper, the designing of decimation filter for sigma-delta (∑-∆) ADC having different oversampling ratio (OSR) is described. The decimation filter perform the operation of down sampling of a high frequency, low resolution signal to Nyquist rate, high resolution digital output. The design of a decimation filter is projected that employs IIR-FIR structure; second order Cascaded Integrator ...

متن کامل

Design of Second-order Sigma-delta Modulator Using Cmos Technology

DESIGN OF SECOND-ORDER SIGMA-DELTA MODULATOR USING CMOS TECHNOLOGY

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: EURASIP Journal on Advances in Signal Processing

سال: 2016

ISSN: 1687-6180

DOI: 10.1186/s13634-016-0399-y